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Introduction : FLC challenges for electronics
n CALICE = W-Si Calorimeter
n Precision measurements : ~10%/vE 
• good linearity (‰ level)
• Good inter-calibration (% level)
• Low crosstalk (‰ level)
n Large dynamic range
• 0.1 MIP -> 2 500 MIPS = 15 bits
n Low noise
• Auto-trigger on MIP (40, 000 e-)
n Hermeticity : no room for electronics !
• High level of integration : « SoC »
• Ultra-low power : ( << mW/ch)
n 30 Mchannels
n « Tracker electronics with 
calorimetric performance »
ATLAS LAr FEB  128ch 400*500mm  100 WFLC 128ch 30*20mm 1 W ?
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Physics prototype overview  
n Multi-layer (30) W-Si prototype
n Active area : 18x18 cm2 ,depth : 24 X0
n 30 detector slabs slid into alveolar 
structure
n See talk by J.C Brient
Detector slab (30)
Structure 1.4
(1.4mm of W plates)
Structure 2.8 
(2×1.4mm of W plates)
Structure 4.6



























4” High resistive wafer :  5 KWcm
Thickness : 525 microns ± 3 %
Tile side : 62.0 +0-0.1mm
Guard ring
In Silicone ~80 e-h pairs / micron 
Þ 42000 e- /MiP
Capacitance : ~25 pF
Leakage current : 1 – 5 nA
Full depletion bias : ~150 V
Nominal operating bias : 200 V
Silicon wafer description [JC Vanel LLR lab]
n Matrix of 6x6 pixels of 1 cm2
n Low cost => simple process
n 2 manufacturers :
• INP Moscow
• Institute of Physics Prague
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6 active wafers
Made of 36 silicon PIN diodes
à 216 channels per board
Each diode is a 1cm² square
12 FLCPHY3 front-end chip
18 channels per chip
13 bit dynamic range
2 calibration switches chips
6 calibration channels per chip
18 diodes per calibration channel




















- High dyn. Range
- Low noise
- dual gain







• Area : 6 mm2 
• VSS = - 5V
• Pd = 250 mW
• TQFP64 packg







1 channeln Chip architecture
n Variable gain preamp (Cf = 0.2 -> 3 pF) 
adapt to several detectors
n Dual gain shaper (G1-G10) -> possible 
studies with larger (16bit) dynamic range
n Differential shaper and Track&Hold => 
better pedestal stability and dispersion
n Multiplexed output : 5 MHz
Synoptic of 1 channel of FLCPHY3
Output waveforms for various PA gain
Measured gain vs set gain
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Preamp performance : noise
n Charge preamp
n Folded cascode, negative output
n « mirror multiplied » feedback 
resistor, equivalent to 25 MO
n 3000/0.8µm PMOS input transistor
n ID=600 µA bias current, 4mW total






















n Series : en = 1.6nV/vHz
n gm= 8 mA/V
n CPA = 10pF + 15pF test 
board
n 1/f noise : 25e-/pF
n Parallel : in = 40 fA/vHz
ENC measurement of the FLCPHY3 preamp
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Signal uniformity (G1)
n Signal (Gain 1, Cf=1.6pF)
n Amplitude = 696 mV/pC ± 18 mV
= 4.66 mV/ MIP ± 2.5% rms
n Peaking time = 189 ns ± 2 ns rms
n Pedestals = -3.7 V ± 4.8 mV rms
n Noise
n Cd = 0 pF : Vn = 200 µV
n Cd = 68pF : Vn = 410 µV
n Crosstalk : < 0.1%
Gain 1 uniformity vs channel number
Peaking time uniformity Pedestal uniformity 
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Signal uniformity (G10)
n Signal (Gain 10, Cf=1.6pF)
n Amplitude = 3147 mV/pC ± 94
n Peaking time = 174 ns ± 2 ns
n Pedestals = -3.74 V ± 8.3 mV rms
n Noise
n Cd = 0 pF : Vn = 500 µV
n Cd = 68pF : Vn = 1.6 mV
n Crosstalk
n < 0.2% 
Pedestal uniformity Peaking time uniformity 
Gain 10 uniformity vs channel number
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Linearity
n Measured on all preamp gains
n Cf = 0.2, 0.4, 0.8, 1.6, 3 pF
n Well within ± 0.2 %
n Dynamic range (G1, Cf=1.6pF)
n Max output : 3 V
n linear (0.1%) range : 2.5V   
= 500 MIPS @ Cf = 1.6 pF
n Noise : 
• 200 µV  (Cd = 0)
• 410 µV  (Cd = 68pF)
• = 0.1 MIP @ Cd = 68 pF
n Dynamic range : > 12 bits
• 13 000  (14 bits)  @ Cd = 0
• 6500  (12 bits)   @ Cd = 68 pF
n Can be easily extended by 
using the bi-gain outputs
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Results with detector
n Cosmic test bench at LLR
n 1 MIP injected in channel 9
n Calculation : 4.97 mV
n Measurement : 5.05 mV
n Well visible above the noise
n MIP signal with 90Sr source
n See talk by J.C. Brient
n Readout boards
n Developed by UK group 
[P. Dauncey Imperial college]
MIP signal injected on cosmic test bench

























n R&D on technological protoptype
n Larger dynamic range : 3000 MIPS (16 bits)
n Lower power : ~ 100 µW/ch, Autotrigger mode
n See also talk by D. Strom et al.
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Next steps : technological prototype
n Pending questions
n What technology to target for 2010-2020?
n What about signal integrity on a 16bit 
mixed-signal chip ?
n When to digitize ? Can we have 1 ADC 
/channel ?
n What (low) power level can be reached ?
Embedded readout ASIC 
Evolution of technology feature size
Signal integrity on mixed-signal ASICs
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Conclusion
n FLCPHY3 chip fulfills FLC Wsi testbeam prototype
n Low Noise : 4000e- = 0.1 MIP
n Maximum signal : 600 MIPs
n Linearity : 0.1%, crosstalk 0.1%
n Low pedestal dispersion : 4.8mV rms = 1 MIP
n Can fit other detectors (variable gain 0.2-3pF, bi-gain 
G1-G10 shaper)
n 1000 chips have been produced for 2004-2005 
testbeam
n Next steps
n Low power developments for technological prototype
n New chip in SiGe 0.35µm with Idle mode
n Trying to integrate the ADC…
